- , .
.
- ?
. - !!!.
) std_logic-1064, - , - n- cs _n.
(RU6A .
HDL .
- , , .,
4-5
) ,
) - (std_logic_unsigned- CONV_INTEGER), .
) - .
- (assert), c , VITAL_TIMING
) - CS, - CS. !!! !
. - D-- , CS-, - ( ) - .
.)
- debug
) !!!!
std_logic_1164- 9 4-!!!!!
-
mem(i)<=Di Di=Z; . !
CSevent and CS=0 rising_edge(CS) .. true CS X 0.
- ,
to_x01 . std_logic 3- 01
) 6 , CS 17, o CS.
. ( CS WR), CEO.
) , , , !!
|
|
|
) .
) - - .
) , - - , - ...
3
VHDL
HDL- , 3 .
─ HDL.
.
, . . .
. . , , 6 . , 0, HDL - . 3- , - , .., . , 3 .
.
- .!
.
.
, , VHDL- , , ,, , .
