.


:




:

































 

 

 

 


.




.

1) Design>New Symbol (. . 3, ) :

Power 볻 ;

Off-Page Connector ' ;

Hierarchical Port ;

Title Block ( ), , , . 3.

Name (. 3, ) ' , Symbol . . Place>Power, Place>Ground, Place>Off-Page Connector, Place>Hierarchical Port, Place>Title Block .

. 3. ij Design>New Symbol Design>New Part

. 4. (Title Block)

2) , , Design>New Part. (. 3, ) :

Name ' ;

Part Reference Prefix (, R, , DA , DD );

Footprint ' , , DIP16, SOI24, ( ' , );

Create Convert View (, DeMorgan );

Parts per Package ;

Homogeneouse Heterogeneouse (, 133, 4 2-, Homogeneouse, 5642, 2 Dz- Heterogeneouse);

Alphabetic Numeric , DD1A, DD1B, DD1C . . ( , 26 ) , DD1-1, DD1-2, DD1-3;

Part Aliases '. (, LA3 133LA3, K155LA3, 530LA3);

Attach Implementation , VHDL- ', PSpice;

Pin Numbers Visible .

ϳ Design>New Part Design>New Symbol Part Editor (. 5), - ( ). , . Place - >Pin, . 6,. :

Name ' ;

Number ;

Shape ;

. 5.

(. . 2), ' Tools>Design Rules Check (DRC);

Scalar Bus ;

Pin Visible - ( Power), Edit Part ;

User Properties

<Value> ( , ), , ' .

 

1.

 

  (Shape)  
  Clock  
  Dot  
  Dot-Clock  
  Line ,  
  Short ,  
  ZeroLength  

 

2.

   
  3-State , : , (Z-, ). , 8- - 74LS373 (153322)  
  Bidirectional ( , )  
  Input  
  Open Collector ( )  
  Open Emitter ( )  
  Output  
  Passive (, , ..)  
  Power . , 133 14, 7.  

 

)

)

. 6. ij .() ()

Place - >Pin Array, . 6, . :

Starting Name ' . ' 0...9, , Increment. , \. , R\E\S\E\T\ ' RESET;

Starting Number ;

Number of Pins ;

Increment ( ' );

Pin Spacing ;

Shape (. . 1.);

(. . 2.);

Pins Visible ( Power).

, , 볻 , Power. , . 볻 , ( ﳿ ), . 볻 ( ), ' Options Design Properties, Miscellaneous Display Invisible Power Pins.

ϳ (. . 7, ). l> Symbols , . 3. View>Next Part ( ), . 7, ; . View>Package (. . 7, ), .

Options>Part Properties, . , PSpice. Options>Pakage Properties, . 8. , Windows .

)

)

 

)

. 7. (, ) ()

. 8.

 

' . ( Pin-to-Pin Spacing Page Size, . Pin-to-Pin Spacing.

.

OrCAD Capture , 1337, , , , , OrCAD . , . .

3. IEEE

   
  3 State LE  
  Active Low Left NE  
  Active Low Right Non Logic  
  Amplified Left Open Circuit H-type  
  Amplified Right Open Circuit L-type  
  Analog Open Circuit Open  
  Arrow Left Passive Pull Down  
  Arrow Right Passive Pull Up  
  BiDirectional Pi  
  Dynamic Left Postponed  
  Dynamic Right Shift Left  
  GE Shift Right  
  Generator Sigma  
  Hysteresis    





:


: 2017-03-12; !; : 343 |


:

:

- , - .
==> ...

1439 - | 1368 -


© 2015-2024 lektsii.org - -

: 0.014 .