- . DIP, (E)EPROM -. PLCC, TSOP TSOP-II. FBGA (Fine Pitch Ball Grid Array) 6×8 0,8 , . , SmartMedia, KGD (Known Good Die).
. 7.20-7.22 - ( ). (). () -.
. 7.20. - 8- DIP PLCC: DIP-32, PLCC-32
. 7.21. - 8- TSOP: TSOP-32, TSOP-40
. 7.22. - 8/16- TSOP-44: TSOP-44, TSOP-48, TSOP-56
- . 7.23; .
7.23. -
# | Chip Enable . , . , (1# 2#), |
# | Output Enable . # . (12) Boot- ( , - ) |
WE# | Write Enable . # #. , - . WE# #, . |
DQx | Data Input/Output . # ( , ). WE# # , |
BYTE# | 8/16- . 8- , 16- . BYTE# DQ[0:7], DQ15/A-1 , , DQ[8:14] |
Address . 9 (12) ( EPROM) (0=0) (0=1), 0 | |
RP# (PWD#) | Reset/Power Down, PWD# (PowerDown). (Deep Powerdown) ( ) . ( 0,30,8 ), . (12) Boot- |
WP# | Write Protect . WP# Boot- (12) RP#. |
RY/BY# | Ready/Busy# ( ) . (WSM) . # #. 28F016SA , , |
3/5# | , , |
- , . , , EPROM EEPROM. EPROM, .
|
|
- Intel AMD . , , .
- Intel 28F, (. 7.24), :
♦ B5, , BX, BR Boot Block 5 ;
♦ C3 Boot Block 3 ;
♦ F3 Boot Block 3 , ;
♦ J3 J5 StrataFlash (SA) 3 5 ;
♦ S3 S5 Flash File (SA) 3 5 .
7.24. -
¹ | |
256 | 32 ×8 BE |
512 | 64 ×8 BE |
010 | 128 ×8 BE |
020 | 256 ×8 BE |
001 | 128 ×8 BB |
002 | 256 ×8 BB |
004 | 512 ×8 BB, SA |
008 | 1 ×8 BB, SA |
016 | 2 ×8 BB, SA |
200 | 256 ×8/128 ×16 BB |
400 | 512 ×8/256 ×16 BB |
800 | 1024 ×8/512 ×16 BB |
160 | 2 ×8/1 M×16 SA, BB |
320 | 4 M×8/2 M×16 SA |
640 | 8 M×8/4 M×16 SA |
¹ BE Bulk Erase ( ), BB Boot Block ( ), SA Symmetric Architecture ( ). .
|
|
- AMD :
♦ Am29BDS 1,8 , , ;
♦ Am29DS 1,8 , ;
♦ Am29SL 1,8 ;
♦ Am29LV 3 B;
♦ Am29DL 3 , ;
♦ Am29BL 3 , ;
♦ Am29PL 3 , ;
♦ Am30LV 3 , UltraNAND;
♦ Am29F 5 .
, (, D), :
♦ T boot sector, ;
♦ boot sector, ;
♦ H , ;
♦ L , ;
♦ U ( ) ;
♦ J40 100%- ( UltraNAND).
, , , .
- PCMCIA (PC Card) PC. - PC Card IDE (ATA) , . . - PC Card . Credit Card, ( PCMCIA) . , , .