(4) , . , . 3.
3
, - , .. . (, ) , . . 3 
, 
( ).
1- 3- ( ) .. , , , , . . , .
( ). , , , .
| . |
| . |
| 52 |
| 15.02.07 09 00 00 |
.
()
(5)
, , .2.
. 2
. () :
- ;
- w v : wv x;
-
| . |
| . |
| 53 |
| 15.02.07 09 00 00 |
| . |
| .. . |
| . |
| .. |
| . |
| . . |
| . |
| . |
| 84 |
| 332- |
|
|
|
. , . , . , RS .
RS . S (Set .) Q ( ). R (Reset .) Q (Quit .) ( ).
RS "2-". 1.
1. rs "2-". R S ( '0')
RS , 1 . R S . "2-" Q , "2-" . Q. "2-" Q , "2-" . Q. RS .
S . "-" Q . . , S, . .
RS- . R. , . RS . R S , , ( 1).
| . |
| . |
| 54 |
| 15.02.07 09 00 00 |
| R | S | Q(t) | Q(t+1) | |
| R=S=0 | ||||
| S=1 | ||||
| R=1 | ||||
| * | R=S=1 | |||
| * |
RS "". 2. RS , "" , . RS , . , .
|
|
|
2. RS "". R S ( '1')
RS "" "" ( ), - . - RS 3.
3. - RS
RS
RS , ( " "), , .
| . |
| . |
| 55 |
| 15.02.07 09 00 00 |
. .
, . . "2". , . RS- 4.
4. RS , "-"
2 RS . RS , : . 'x' , . .
2. RS .
| R | S | Q(t) | Q(t+1) | ||
| x | x | ||||
| x | x | ||||
| S=1 | |||||
| R=1 | |||||
| * | R=S=1 | ||||
| * |
, RS . . ( ), RS - . - RS 5.
5. - RS
| . |
| . |
| 56 |
| 15.02.07 09 00 00 |
|
|
|
| . |
| . |
| 57 |
| 15.02.07 09 00 00 |
| . |
| .. . |
| . |
| .. |
| . |
| . . |
| . |
| . |
| 84 |
| 332- |
. D . (flip-flop), D- ( lath).
( ) . , . 1, - 2.
1.
- D , . . , , - RG.
2 - . .
2. -
( ) . , , . C .
, . (, ) , . , , .
| . |
| . |
| 58 |
| 15.02.07 09 00 00 |
, C. . , , .
. . 58022 153333 ( 74ACT573).
. . 3.
|
|
|
3.
, , , DDS. , (), , ASIC FPGA.
